a Dummy PLL module to be replaced by a real one
soc.clock.dummypll.
DummyPLL
Bases: nmigen.hdl.ir.Elaboratable
nmigen.hdl.ir.Elaboratable
elaborate
ports
Clock selection.
soc.clock.select.
ClockSelect